CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop

General Description

Features


- Wide supply voltage range: 3V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility:
- fan out of 2 driving 74L or 1 driving 74 LS ■ Equivalent to MC14174B, MC14175B
- Equivalent to MM74C174, MM74C175


Ordering Code:

Hex D-T General Do The CD40174BC type flip-flops; the nally available. The dge triggered Do ment outputs from All flip-flops are c mon clear. Inform time requirement positive-going ed tion, enabled by a Q outputs to logic cal "1".	4BC • CD4 4BC • CD4 ype Flip-F escription consists of six positir true outputs from ear the CD40175BC cons type flip-flops; both th n each flip-flops; both th n each flip-flop are ex- ontrolled by a common ation at the D inputs is transferred to ge of the clock pulse. a negative pulse at Cl- an equive pulse at Cl- an	 Flop • Quad D-Type Flip-Flop Veredge triggered D- tach flip-flop are exter- ists of four positive- he true and comple- ternally available. on clock and a com- meeting the set-up the Q outputs on the The clearing opera- lear input, clears all 0175BC only) to logi- End D-Type Flip-Flop Wide supply voltage range: 3V to 15V High noise immunity: 0.45 V_{DD} (typ.) Use supply voltage range: 3V to 15V High noise immunity: 0.45 V_{DD} (typ.) Use power TTL compatibility: fan out of 2 driving 74L or 1 driving 74 LS Equivalent to MC14174B, MC14175B Equivalent to MM74C174, MM74C175 	
Ordering (Code:	Deckare Deceription	Jarrow Body
Order Number CD40174BCM	Package Number M16A	Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" N	Jarrow Body
CD40174BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wid	
CD40175BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS 001, 0.000 Wit	Jarrow Body
CD40175BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wid	
	n Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.	
	CD40174B	CD40175B	

Connection Diagrams

Pin Assignments for DIP and SOIC





© 1999 Fairchild Semiconductor Corporation DS005987 www.fairchildsemi.com

CD40174BC • CD40175BC

Inputs			Outputs			
Clear	Clock	D	Q	Q (Note 1)		
L	х	х	L	н		
н	Ť	н	н	L		
н	Ť	L	L	н		
н	н	х	NC	NC		
Н	L	х	NC	NC		

H = HIGH Level L = LOW Level X = Irrelevant † = Transition from LOW-to-HIGH level NC = No change

Note 1: \overline{Q} for CD40175B only

Truth Table

Absolute Maximum Ratings(Note 2)

	J ()
(Note 3)	
DC Supply Voltage (V _{DD})	-0.5V to +18V
Input Voltage (V _{IN})	–0.5V to V_{DD} +0.5V $_{DC}$
Storage Temperature Range (T_S)	–65°C to +150°C
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 3)

		1
DC Supply Voltage (V _{DD})	3V to 15 $\rm V_{DC}$	Ċ
Input Voltage (V _{IN})	0V to $V_{DD} V_{DC}$	(
Operating Temperature Range (T_A)	-40°C to +85°C	č
Note 2: "Absolute Maximum Ratings" are those vasafety of the device cannot be guaranteed. T that the devices should be operated at these limits mended Operating Conditions' and "Electrical Chaditions for actual device operation.	hey are not meant to imply s. The tables of "Recom-	
Note 3: $V_{SS} = 0V$ unless otherwise specified.		F

DC Electrical Characteristics (Note 3)

CD40174BC/CD40175BC

Symbol	Parameter	Conditions	-40	D°C		+25°C		+85	5°C	Units
Symbol	Parameter	Conditions	Min	Мах	Min	Тур	Мах	Min	Мах	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS}		4			4		30	αA
	Current	V_{DD} = 10V, V_{IN} = V_{DD} or V_{SS}		8			8		60	∞A
		V_{DD} = 15V, V_{IN} = V_{DD} or V_{SS}		16			16		120	жA
V _{OL}	LOW Level	$V_{DD} = 5V$		0.05			0.05		0.05	V
	Output Voltage	$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
V _{OH}	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
	Output Voltage	$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5	V
	Input Voltage	$V_{DD} = 10V$, $V_O = 1V$ or $9V$		3.0			3.0		3.0	V
		V_{DD} = 15V, V_O = 1.5V or 13.5V		4.0			4.0		4.0	V
VIH	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5			3.5		V
	Input Voltage	$V_{DD} = 10V$, $V_O = 1V$ or $9V$	7.0		7.0			7.0		V
		V_{DD} = 15V, V_O = 1.5V or 13.5V	11.0		11.0			11.0		V
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_O = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_O = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_O = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_O = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 ⁻⁵	-0.30		-1.0	жA
		$V_{DD}=15V,\ V_{IN}=15V$		0.30		10 ⁻⁵	0.30		1.0	жA


Note 4: I_{OH} and I_{OL} are tested one output at a time.

www.fairchildsemi.com

$T_{A} = 25 \text{ C}, \text{ C}_{L}$	= 50 pF, R_L = 200k and t_r = t_f = 20 ns, unl	ess otherwise specified				-
Symbol	Parameter	Conditions	Min	Тур	Мах	Uni
t _{PHL} , t _{PLH}	Propagation Delay Time to a	$V_{DD} = 5V$		190	300	ns
	Logical "0" or Logical "1" from	$V_{DD} = 10V$		75	110	ns
	Clock to Q or Q (CD40175 Only)	$V_{DD} = 15V$		60	90	ns
t _{PHL}	Propagation Delay Time to a	$V_{DD} = 5V$		180	300	ns
	Logical "0" from Clear to Q	$V_{DD} = 10V$		70	110	ns
		$V_{DD} = 15V$		60	90	ns
t _{PLH}	Propagation Delay Time to a Logical	$V_{DD} = 5V$		230	400	ns
	"1" from Clear to \overline{Q} (CD40175 Only)	$V_{DD} = 10V$		90	150	ns
		$V_{DD} = 15V$		75	120	ns
t _{SU}	Time Prior to Clock Pulse that	$V_{DD} = 5V$		45	100	ns
	Data must be Present	$V_{DD} = 10V$		15	40	ns
		$V_{DD} = 15V$		13	35	ns
t _H	Time after Clock Pulse that	$V_{DD} = 5V$		-11	0	ns
	Data Must be Held	$V_{DD} = 10V$		-4	0	ns
		$V_{DD} = 15V$		-3	0	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
t _{WH} , t _{WL}	Minimum Clock Pulse Width	$V_{DD} = 5V$		130	250	ns
		$V_{DD} = 10V$		45	100	ns
		$V_{DD} = 15V$		40	80	ns
t _{WL}	Minimum Clear Pulse Width	$V_{DD} = 5V$		120	250	ns
		$V_{DD} = 10V$		45	100	ns
		$V_{DD} = 15V$		40	80	ns
t _{RCL}	Maximum Clock Rise Time	$V_{DD} = 5V$	15			ος
		$V_{DD} = 10V$	5.0			ας
		$V_{DD} = 15V$	5.0			ģ
t _{fCL}	Maximum Clock Fall Time	$V_{DD} = 5V$	15	50		ος
		$V_{DD} = 10V$	5.0	50		ος
		$V_{DD} = 15V$	5.0	50		ας
f _{CL}	Maximum Clock Frequency	$V_{DD} = 5V$	2.0	3.5		MF
		$V_{DD} = 10V$	5.0	10		MH
		$V_{DD} = 15V$	6.0	12		MH
C _{IN}	Input Capacitance	Clear Input		10	15	pF
		Other Input		5.0	7.5	pF


Note 5: AC Parameters are guaranteed by DC correlated testing.

Note 6: C _{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see 74C Family Characteristics application note, AN-90.



CD40174BC • CD40175BC

www.fairchildsemi.com



www.fairchildsemi.com

6

